跳到主要內容區
       返回首頁 聯絡我們  管理介面  English中山大學

 

新思科技(Synopsys)徵才

  1. Benefit :      a. NT 1500 K /yearly package      b. Contractor job will be changed to Formal Employee after one year working

  2. Job Description : Job opening for 1-year contractor (will become formal employee)

    Opening1: Product Specialist (1-year contractor)
    Technical contractor is required to work on the below listed Projects & Operation Support:
         ● The candidate will be working closely with the R&D team in enhancing, developing & maintaining the tools regression coverage.
         ● Working to closely with R&D to Drive and Support quality initiatives like quality testing, Coverity & Purify/Quantify.
         ● Working with R&D to stabilize Verdi software quality.
    The candidate should have done M.Tech or PhD degree in Computer Science / Information Science /Electronics as major subject.
    The candidate should also, have the following skills:
         ● Scripting Knowledge – Perl/ TCL and Shell.
         ● Working knowledge in C or C++.
         ● Working knowledge in Software testing.
         ● knowledge of Verilog, SystemVerilog & VHDL or UPF is a must-have.
         ● Familiarity with ASIC design flow and the EDA tools (like VCS, Verdi) and methodologies is a plus
         ● Good programming and software testing aptitude with focus of problem solving.
         ● Good knowledge in UNIX & Windows
         ● Good written and verbal communication skills

    Opening 2: Sr. RD Engineer (1-year contractor)
    Technical contractor is required to work on the below listed Projects & Operation Support:
         ● Design and development of state of the art EDA front-end verification tool –Verdi, involving development in one or more of the following areas-: developing new and innovative algorithms in the area of electronic design automation
    The candidate should have done M.Tech or PhD degree in Computer Science / Information Science /Electronics as major subject.The candidate should also, have the following skills:
         ● Fluent in C/C++ with work experience in data-structures and algorithms.
         ● Excellent algorithm analysis skills and a good knowledge of data structures.
         ● knowledge of Verilog, SystemVerilog & VHDL HDL and UPF is a must-have.
         ● Familiarity with ASIC design flow and the EDA tools and methodologies used therein will be plus
         ● Self-motivation, self- discipline and the ability to set personal goals and work consistently towards them in a dynamic environment will go far towards contributing to your success
         ● Quality focus – one who believes in quality and wants to make a difference
         ● Good written and verbal communication skills

瀏覽數:
系主任給系友的一封信
新聞亮點
656456456
活動報導
畢業系友聯絡資料更新