## National Sun Yat-Sen University ASSEMBLY LANGUAGE AND MICROCOMPUTER Final Exam 1:15-3:15 PM Jan 13 2011

Name:

Note: Although there are more than 100 points for this exam, the maximum score you can get is 100 points.

- 1. Refer to the following 3-stage (fetch, decode, execute) ARM7 pipeline data path. (*14 pts*)
  - (a) Find out the number of cycles it will takes to run the ARM instruction <u>ADD r0, r1, r2 LSL #12</u> at the execution stages.
    (3 pts)
  - (b) Show the datapath activity at each cycle. (5 pts)
  - (c) Fill the following immediate field of the instruction used to return from the undefined instruction trap. You have to explain the reason. <u>(6 pts)</u>

SUBS pc, r14,



2. Write a short ARM code to set the N flag in CPSR to 1. (5 pts)

31 28	87 8	7	6 5	54	ŀ	0
NZCV	unused	١F	ר ד	-	mode	

- 3. Answer the following short questions: (9 pts)
  - (a) Explain what "caller-saved" register variables mean, and list these registers defined in APCS (ARM Procedure Call Standard). (4 pts)
  - (b) Describe how to use SWP instruction in a program to realize the check-and-lock operation of a binary semaphore. <u>(5 pts)</u>
- 4. Write an ARM code to realize a C-subroutine <u>int strcpy(char \*src, char \*dst)</u> which copies a string from the memory location pointed by **src** to another location pointed by **dst**. The return value of this subroutine is the length of the string that has been copied. Your program has to follow the APCS standard. (<u>14 pts</u>)
- 5. For the following simple assembly code: (13 pts)

(a) Explain the function of this code. (5 pts)

(b) Describe the main drawback of this code. Write a more efficient code than can implement the same function. <u>(8 pts)</u>

	BL	ТАВ
ТАВ	CMP	r0, #0
	BEQ	SUB0
	CMP	r0, #1
	BEQ	SUB1
	•••••	•••••
	CMP	r0, #9
	BEQ	SUB9

- 6. The instruction coding of Thumb data processing instructions is shown in the following figure. (21 pts)
  - (a) Check if the following Thumb instruction syntax is correct. If not, you should also explain why.
    - <u>(12 pts)</u>
      - (1) ADD r13, r1, #21
      - (2) MOV r0, r9
      - (3) SUBEQ r1, r2, r3
      - (4) CMP r4, #43
  - (b) Write the equivalent 32-bit ARM instruction for the following Thumb instruction: (9 pts)
    - (1) PUSH {r4, r0, lr}
    - (2) SUB r3, #52
    - (3) LSR r1, r3, #3

15		10	9	8		6	5		3	2		0
0001	10		А	F	٦m			Rn			Rd	
15		10	9	8		6	5		3	2		0
0001	11		А	#in	nm3	3		Rn			Rd	
15 13	12 11	10		8	7							0
001	Ор	Rd	/Rn				#	imn	n8			
15 13	12 11	10				6	5		3	2		0
000	Ор		#	<sup>t</sup> sh				Rn			Rd	
-												
15		10	9			6	5		3	2		0
15 0 1 0 0	00	10	9	0	р	6	5 Rm	ı/Rs	3	2 Ro	l/Rn	0
15 0 1 0 0 15	00	10 10	9	0 8	р 7	6	5 Rm 5	ı/Rs	3 3 3	2 Ro 2	l/Rn	0
15 0 1 0 0 15 0 1 0 0	00	10 10	9 9 0	0 8 0	p 7 D	6 6 M	5 Rm 5	n/Rs Rm	3 5 3	2 Ro 2 Ro	J/Rn J/Rn	0
15 0 1 0 0 15 0 1 0 0 15	0 0 0 1 12 11	10 10 10	9 9 0	0 8 0	p 7 D 7	6 6 M	5 Rm 5 F	ı/Rs Rm	3	2 Ro 2 Ro	J/Rn J/Rn	
15 0 1 0 0 15 0 1 0 0 15 1 0 1 0	0 0 0 1 12 11 R	10 10 10	9 9 0  Rd	0 8 0 8	p 7 D 7	6 6 M	5 Rm 5 F	n/Rs Rm imn	3 3 3 n8	2 Ro 2 Ro	J/Rn J/Rn	
15 0 1 0 0 15 0 1 0 0 15 1 0 1 0 15	0 0 0 1 12 11 R	10 10 10	9 9 0 0	0 8 0 8 8	p 7 D 7 7	6 6 M	5 Rm 5 F	n/Rs Rm imn	3 3 3 n8	2 Ro 2 Ro	J/Rn	

- (1) ADD | SUB Rd, Rn, Rm
- (2) ADD | SUB Rd, Rn, #imm3
- (3) <Op> R d/Rn ,#imm8
- (4) LSL|LSR|ASR Rd,Rn,#shift
- (5) <Op> Rd/Rn,Rm/Rs
- (6) ADD | CMP | MOV Rd/Rn, Rm
- (7) ADD Rd, SP | PC, #imm8
- (8) ADD | SUB SP, SP, #imm7

- 7. For the thumb instruction, (10 pts)
  - (c) Fill a correct instruction in the empty box in the program shown in the right such that it can call the subroutine written in Thumb instruction correctly. (4 pts)
  - (d) Translate the following ARM code into the THUMB code using the fewest number of instructions such that it can perform the division correctly. <u>(6 pts)</u>

	MOV r3, #0					
Loop	SUBS	r0, r0, r1				
	ADDGE	r3, r3, #1				
	BGE	Loop				
	ADD	r2, r0, r1				

	CODE 3	2
	BLX	r0
	CODE 1	6
Thumb	ADD	r1, #1
	BX	lr

- Find out the 32-bit instruction coding for the following ARM instructions based on the given coding information. (The coding P, U, W, L bits in multiple-register-transfer instructions is the same as single-register transfer instructions.) (12 pts)
  - (a) LDRB r9, [r1, r7, LSR #2]!
  - (b) STRGE r1, [r2], #-8
  - (c) LDMFD sp!, [r3,r1,r10-r12]



9. Figure 7(b) shows the partial assembly code corresponding to the original C code shown in Fig. 7(a).
 Complete the assembly code by filling the seven space regions. <u>(10 pts)</u>

#include <stdio< th=""><th>. h&gt;</th><th></th><th></th><th></th><th></th><th></th></stdio<>	. h>					
void func1 (int void func2 (int	a); b);	func2 \$a				
int main()		0x000000000000000000000000000000000000	e1a0f00e			
ι	int a, b; int x[10];	0x00000004: 0x00000008: 0x0000000c	e24dd014 e59d1004 e0810000	M.	SUB LDR	r13,r13,#0x14 r1,[r13,#4] r0,r1,r0
	a = 6; b = 7;	0x00000010: 0x00000014:	e28dd014 eafffffe		ADD B	r13, r13, #0x14 func2 ; 0x0
	func1(a);	main 0x00000018: 0x0000001c:	e52de004 e24dd02c	<u>-</u> . ,.M.	STR	r14,[r13,#-4].
printf(	"x[8]= %d \n",x[8]);	0x00000020: 0x00000024: 0x00000028:	e3a00006 e3a02007 e3a0301e	.0	MOV MOV MOV	r0,#6 r2,#7
return }	0;	0x0000002c: 0x00000030: 0x00000034	e58d3024 ebfffffe e1a00002	\$0 	STR BL MOV	func1 ; 0x4
void funcl (int	a) L b:	0x00000038: 0x0000003c:	ebffffe e1a01003		BL MOV	func2 ; 0x0 r1,r3
b = y[1]func2 (	]+a; ]+a; b);	0x00000040: 0x00000044: 0x00000048:	e281000c ebfffffe e3a00000	· · · · · · · · ·	ADD BL MOV	; #0x54
}	- / ,	0x0000004c: 0x00000050: \$d	e49df004	, 	ADD	r13,r13,#0x2c
void func2 (int { }	b)	0x00000054: 0x00000058: 0x0000005c:	5d385b78 6425203d 00000a20	x[8] = %d	DCD DCD DCD	1563974520 1680154685 2592