95 學年度第2學期博士班資格考試 立中山大學資訊工程學系 計算機結構

- 1. Table 1 shows SPEC2000 performance for SPEC CFP2000. The reference time is the computed as the geometric mean of the base ratios. the reference time and is expressed as a percentage. The SPECfp_based2000 statistic is for all other tested systems. The base ratio is simply the run time for a benchmark divided into execution time for a particular computer system chosen by SPEC as a performance reference
- (1) Calculate the SPECfp_based2000 statistic and fill in Table 1. (5%)
- (2) Calculate the weights for a workload so that running times on the reference computer will be equal for each of the three programs in Table 1. (5%)
- (3) Using the weights computed in part (2), calculate the weighted arithmetic means of the execution times of the three programs in Table 1. (6%)
- 2. Consider adding a new index addressing mode to MIPS. The addressing mode adds two registers and an 11-bit signed offset to get the effective address. Our compiler will be changed so that code sequences of the form

ADD R1, R1, R2 Rd, 100(R1) (or store)

comprise 26% and 10% of the average instruction mix respectively, use the average instruction will be replaced with a load (or store) using the new addressing mode. If loads and stores frequencies in evaluating this addition.

- (1) Assume that the addressing mode can be used for 10% of the displacement loads and stores What is the ratio of instruction count on the enhanced MIPS compared to the original MIPS? (accounting for both the frequency of this type of address calculation and the shorter offset)
- (2) If the new addressing mode lengthens the clock cycle by 5%, which machine will be faster and by how much? (9%)
- 3. In Table 2, show what the information tables of Tomasulo's algorithm look like when only the first load has completed and written its result. (12%)
- 4. A branch-target buffer offers potential performance gains, but at a cost. Power consumption effect on power and clock cycle time similar to or different from that of other pipeline structures, such as the register file or ALU? What ways can you think of to improve the cycle time goals? benefits of a BTB while at the same time meeting or exceeding power consumption and clock branch-target buffer has on these parameters as a function of buffer size. How is this BTB and clock cycle time may be critical design issues for a processor. Discuss the effect that a (10%)
- 5. As caches increase in size, blocks often increase in size as well.
 (1) If a large instruction cache has larger data blocks, is there still a need for prefetching? Explain the interaction between prefetching and increased block size in instruction caches.
- (2) Is there a need for data prefetch instructions when data blocks get larger? Explain. (6%)
- 6. Suppose that in 1000 memory references there are 40 misses in the first-level cache and 20 misses in the second-level cache. What are the various miss rates? Assume the miss penalty cycles, the hit time of L1 is 1 clock cycle, and there are 1.5 memory references per instruction from the L2 cache to memory is 100 clock cycles, the hit time of the L2 cache is 10 clock impact of writes. What is the average memory access time and average stall cycles per instruction? Ignore the (16%)

- Answer the following questions
- (1) Please explain the usefulness and limitation of the conditional (or predicated) instructions.
- (2) Use the optimization technique of tree following code. (5%) height reduction to increase the parallelism of the

ADD ADD ADD ADD R11, R9, R10 R7, R5, R6 R9, R7, R8 R5, R3, R4 R3, R1, R2

(3) Please briefly explain the techniques to SDRAM, and DDR. (6%) improve the bandwidth of DRAM: Fast Page Mode,

Table 1

		Base	Base ratio		Weighted	Weighted time for each benchmark (seconds)	enchmark
ogram name	Reference time	Machine A	Machine A Machine B	Equal-time weightings	Reference computer	Machine A	Machine B
Program 1	160	460	300				
Program 2	310	1080	230				
Program 3	220	400	260				
ECfp_based2000	がある。				TO THE OWNER OF THE OWNER OWNE		The state of the s
eighted thmetic mean							

Table 2

SP

Wei

			Instruction status	
Instruction	ion	Issue	Execute	Write Result
L.D	F6, 34(R2)	~	2	
L.D	F2. 45(R3)		٤.	
MUL.D	F0, F2, F4	~		
SUB.D	SUB.D F8, F2, F6	V		
DIV.D	F10, F0, F6	7		
ADD.D	F6, F8, F2	~		

5	-	Mult2 ves	Mult1 yes	Add3 no	Add2 yes	Add1 yes	Load2 yes	Load1 no	Name Busy Op	
3										
									<	
Regist									V _K	Reserv
0.0	Register status									Reservation stations
740			-				-		٩	tions
									ě	
-									A	