National Sun Yat-Sen University ASSEMBLY LANGUAGE AND MICROCOMPUTER Final Exam 2010/06/25 9:20-11:30AM

Name:

Note: Although there are more than 100 points for this exam, the maximum score you can get is 100 points.


- 1. Refer to the following 3-stage (fetch, decode, execute) ARM7 pipeline data path. (*16 pts*)
 - (a) Find out the number of cycles it will takes to run the ARM instruction <u>LDR r0, [r1], #4</u> at the execution stages. <u>(4 pts)</u>
 - (b) Show the datapath activity at each cycle. (6 pts)
 - (c) Fill the following immediate field of the instruction used to return from an IRQ. You have to explain the reason. <u>(6</u> <u>pts)</u>

SUBS pc, r14,

2. Show how the variable *data* is organized in the little-endian memory without packing. (10 pts)

struct T1 {float a[2], short b}; struct T2 { T1 c , char d2[5] } data;

- 3. Answer the following short questions: (9 pts)
 - (a) Explain what "caller-saved" register variables mean. (3 pts)
 - (b) Explain what the "**stack**" is and list three different usages of stack to support the high-level programming. <u>(6 pts)</u>
- 4. For the following simple assembly code: (15 pts)
 - (a) Explain the function of this code. (5 pts)
 - (b) Describe the main drawback of this realization. Rewrite and improve this code to solve the drawback. (*10 pts*)



	BL	ТАВ
TAB	СМР	r0, #0
	BEQ	SUB0
	СМР	r0, #1
	BEQ	SUB1
	•••••	••••••
	СМР	r0, #9
	BEQ	SUB9

- 5. The instruction coding of Thumb data processing instructions is shown in the following figure. (21 pts)
 - (a) Check if the following Thumb instruction syntax is correct. If not, you should also explain why.

<u>(12 pts)</u>


- (1) SUB r3, r8, r2
- (2) ADDNE r2, r3, #1
- (3) CMP r13, r9
- (4) ADD r6, r14, 29
- (b) Write the equivalent 32-bit ARM instruction for the following Thumb instruction: (9 pts)
 - (1) POP r4, r0, pc
 - (2) SUB r3, #52
 - (3) ASR r2, r3, #3

15		10	9	8		6	5		3	2		0
0001	10		А	F	۲m			Rn			Rd	
15		10	9	8		6	5		3	2		0
0001	11		А	#in	nm3	3		Rn			Rd	
15 13	12 11	10		8	7							0
001	Ор	Rd	/Rn									
<u>15 13</u>	12 11	10				6	5		3	2		0
000	Ор		#	ŧsh			I	Rn			Rd	
15		10	9			6	5		3	2		0
15 0100	0 0	10	9	0	p	-		ı/Rs			I/Rn	
<u> </u>	00	10 10	9	0 8	р 7	-	Rm		5	Ro		
0100				8	7		Rm 5	n/Rs	3	Rc 2	l/Rn	0
0 1 0 0 15 0 1 0 0		10	9 0	8	7 D	6	Rm 5	n/Rs	3	Rc 2	l/Rn	0
0 1 0 0 15 0 1 0 0	0 1	10	9 0	8 C	7 D	6	8m 5 F	n/Rs	3	Rc 2	l/Rn	0
0 1 0 0 15 0 1 0 0 15	01	10	9 Ol	8 C	7 D	6 M	8m 5 F	n/Rs Rm	3	Rc 2	l/Rn	0


- (1) ADD | SUB Rd, Rn, Rm
- (2) ADD | SUB Rd, Rn, #imm3
- (3) <Op> R d/Rn ,#imm8
- (4) LSL|LSR|ASR Rd,Rn,#shift
- (5) <Op> Rd/Rn,Rm/Rs
- (6) ADD | CMP | MOV Rd/Rn, Rm
- (7) ADD Rd, SP | PC, #imm8
- (8) ADD | SUB SP, SP, #imm7

- 6. For the thumb instruction, (10 pts)
 - (c) Fill a correct instruction in the empty box in the program shown in the right such that it can call the subroutine written in Thumb instruction correctly. (5 pts)
 - (d) Modify the following thumb code such that it can perform the division correctly. (5 pts)

	MOV r		
Loop	SUB	r0, r1	
	ADD	r3, #1	
	BGE	Loop	
	SUB	r3, #1	
	ADD	r0, r1, r2	



- 7. Find out the 32-bit instruction coding for the following ARM instructions based on the given coding information. (12 pts)
 - (a) ADCEQS r7, r1, r0, LSL #2
 - (b) RSB r1, r2, r4
 - (c) SUBLT r1, r3, #23



Coding table of ARM condition codes

8. Figure 7(b) shows the partial assembly code corresponding	funcl \$a		
to the original C code shown in Fig. 7(a). Complete the	.text 0x00000000:	SUB	r13,r13,#0x28
assembly code by filling the ten space regions. (15 pts)	0x00000004: 0x00000008:	LDR ADD	r0,r1,r0
<pre>#include <stdio.h></stdio.h></pre>	0x000000c:	ADD	
int funcl (int a); int func2 (int a, int b);	0x00000010: main	MOV	
int main()	0x00000014: 0x00000018:	STMFD SUB	r13, r13, #0x18
{	0x0000001c: 0x00000020:	MOV MOV	r2,#6 r3,#7
a = 6;	0x00000024: 0x00000028:	MOV BL	r0,#0xa func1 : 0x0
b = 7; c = 10;	0x0000002c: 0x00000030:	MOV MOV	r4,r0
d=funcl(c);	0x00000034: 0x00000038:	MOV BL	func2
e=func2(a, b);	0x000003c:	MOV	1 une 2
printf("Result : %s %d %d\n",data, d, e);	0x00000040: 0x00000044:	MOV ADD	r1,r13,#4
return O;	0x00000048: 0x0000004c:	ADD BL	r0,pc,#0xc ; #0x5c _printf
int funcl (int a)	0x00000050: 0x00000054:	MOV ADD	r13, r13, #0x18
{ int c[10], b;	0x00000058: \$d		
b = c[2]+a;	0x0000005c: 0x00000060;	DCD DCD	1970496850 975205484
return(b);	0x00000064: 0x00000068:	DCD DCD	544417056 622879781
}	0x0000006c:	DCD	2660