Computer Organization Midterm Exam

Instructor: Dr. Ing-Jer Huang

1. Consider a computer running programs with CPU times shown in the following table.

(1) (5%) By how much is the **total time reduced** if the time for FP operations is reduced by 20%?

- **(2)** (5%) By how much is the time for **INT operations reduced** it the total time is reduced by 20%?
- **2.** Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the array A and B are in registers \$s6 and \$s7, respectively.
	- (1) (5%) For the C statement below, what is the corresponding MIPS assembly code?

(**Please refer to the final page** for the MIPS assembly language revealed in chapter 2)

- (2) (5%) For the C statement above, how many different registers are needed to carry out the C statement?
- **3.** For the following problems, the table holds various binary values for register \$t0 and \$t1.

(1) (5%) What is the value of **\$t2** after the following instructions?

 slt \$t2, \$t0, \$t1 beq \$t2, \$zero, ELSE j DONE ELSE: addi \$t2, \$zero,2 DONE:

(2) (5%) What is the value of **\$t2** after the following instructions?

 sll \$t0, \$t0, 2 slt \$t2, \$t0, \$zero

- **4.** (5%) Show a truth table for a multiplexor (inputs *A*, *B*, and *S*; output *C*), using don't cares to simplify the table where possible.
- **5.** (5%) Prove that the NAND gate is universal gate by showing how to build the AND, OR, and NOT functions using a two-input NAND gate.

6. The following table shows results for SPEC2006 benchmark programs running on an AMD Bracelona.

- (1) (5%) Find the CPI if the clock cycle time is 0.333 ns.
- (2) (5%) Find the SPEC ration.
- (3) (5%) For these two benchmarks, find the geometric mean.
- **7.** Compile the following C statement. (**Please refer to the final page** for the MIPS assembly language revealed in chapter 2)
	- (1) (5%) Assume variable f, g, h, i, and j are assigned to the registers \$s0, \$s1, \$s2, \$s3, and \$4 respectively. For the C statement below, what is the corresponding MIPS assembly code?

C statement: f = (g + h) – (i + j)

(2) (5%) Assume variable h is assigned to the registers \$s2 and the base address of the array A is in \$s3. For the C statement below, what is the corresponding MIPS assembly code?

C statement: A[12] = h + A[8]

8. (5%) Show how the data in the table would be arranged in memory of a little-endian and a big-endian machine. Assume the data is stored starting at address 0

0x12345678

9. (10%) Consider an integer array a [5], which contains five 32-bits integer. What is the value of X, Y, Z, and W.

10. (10%) Let's look in more detail at multiplication. We will use the numbers in the following table.

Using the hardware described in Figure 1 to calculate the product of two unsigned 6-bits binary numbers A and B. Complete the contents of each register on each step list on the following table.

Figure 1 First version of the multiplication hardware

11.The following table shows bit patterns expressed in hexadecimal notation.

Bit pattern: 0xAFBF0000sixteen

What decimal number does the bit pattern represent.

- (1) (5%) If it is a two's-complement integer?
- (2) (5%) If it is a floating-point number? Use the IEEE 754 standard.
- **12.** (10%) **Please refer to the 4-bit ALU as shown in Figure 2.** The ALU supported set on less than $(s \perp t)$ using just the sign bit of the adder. Let's try a set on less than operation using the value -7_{ten} and 6_{ten} . To make it simpler to follow the example, let's limit the binary representations to 4 bits: 1001_{two} and 0110_{two}

$$
1001_{\text{two}} - 0110_{\text{two}} = 1001_{\text{two}} + 1010_{\text{two}} = 0011_{\text{two}}
$$

This result would suggest that $-7 > 6$, which is clearly wrong. Hence we must factor in overflow in the decision. Modify the Most Significant Bit (MSB) ALU list on the right side to handle slt correctly. Make your changes on this paper directly to save time. (Hint: if overflow not occurs, when sign bit equals to '1', it implies $a < b$; if overflow occurs, when sign bit equal to '0', it implies $a < b$. Therefore, you will add a **logic gate** on the signal **Set and Overflow**, and then generate a **new Set** signal.)

Figure 2 4-bit ALU

Appendix: MIPS assembly language revealed in chapter 2

