National Sun Yat-Sen University ASSEMBLY LANGUAGE AND MICROCOMPUTER Final Exam 2:15-4:15 PM Jan 16 2014

Name:


Note: Although there are more than 100 points for this exam, the maximum score you can get is 100 points.

- 1. Refer to the following 3-stage (fetch, decode, execute) ARM7 pipeline data path. (*14 pts*)
 - (a) Find out the number of cycles it will takes to run the ARM instruction <u>RSB r0, r1, r2 LSL #2</u> at the execution stage. (3 <u>pts)</u>
 - (b) Show the datapath activity at each cycle of the execution stage. <u>(5 pts)</u>
 - (c) Fill the following immediate field of the instruction used to return from and IRQ exception. You have to explain the reason. <u>(6 pts)</u>

SUBS pc, r14,

- Suppose an embedded system has an output screen with resolution of 640x480 pixel. We allocate a region of system memory starting from 0xC2000000 as the frame color buffer. Each pixel adopts 32-bit true color format. Write a C or ARM subroutine to clean the screen to white. (10 pts)
- 3. For the following ARM program, (20 pts)
 - (a) Explain the function of this code. (4 pts)
 - (b) Translate the following ARM code into the THUMB code by filling the eight blank instructions. (10 pts)
 - (c) Explain the effect of <u>ALIGN</u> in this ARM code. Also explain why we have to put <u>ALIGN</u> here. (6 pts)

	AREA TES	ST, CODE, READONLY				
	ENTRY					
START	ADR r1, TEXT					
LOOP	LDRB	r0, [r1], #1				
	CMP r0, #0					
	SWINE	#0				
	BNE	LOOP				
	SWI	#&11				
TEXT=	"NS	YSU", &0a, &0d,0				
	END					




	AREA TEST_THUMB, CODE, READONLY
	ENTRY
	CODE32
	; get Thumb entry address
	; enter Thumb area
	CODE16
START	ADR r1, TEXT
LOOP	
DONE	SWI #&11
	ALIGN
TEXT=	"NSYSU", &0a, &0d,0
	END

- Write an ARM code to realize a C-subroutine <u>int strlen(char *src)</u> which returns the length of the input string. Your program has to follow the APCS standard. (10 pts)
- 5. Answer the following short questions: (8 pts)
 - (a) Briefly describe what AMBA is, and its function. (4 pts)
 - (b) Describe how CPSR will be affected after executing the following three instructions. (4 pts) MRS r0, CPSR ORR r0, r0, #&20000000 MSR CPSR_f, r0
- 6. The instruction coding of Thumb data processing instructions is shown in the following figure. (18 pts)
 - (a) Check if the following Thumb instruction syntax is correct. If not, you should also explain why. (12 pts)
 - (1) SUB r1, r13, #62
 - (2) RSB r0, r13
 - (3) ADDEQ r1, r2, r3
 - (4) PUSH {r3, pc}

(b) Write the equivalent 32-bit ARM instruction for the following Thumb instruction: (6 pts)


- (1) SUB r3, #24
- (2) LSL r1, r3, #3



- (1) ADD | SUB Rd, Rn, Rm
- (2) ADD|SUB Rd,Rn,#imm3
- (3) <Op> R d/Rn ,#imm8
- (4) LSL|LSR|ASR Rd,Rn,#shift
- (5) <Op> Rd/Rn,Rm/Rs
- (6) ADD | CMP | MOV Rd/Rn, Rm
- (7) ADD Rd, SP | PC, #imm8
- (8) ADD | SUB SP, SP, #imm7

information. (The coding P, U, W, L bits in multiple-register-transfer instructions is the same as single-register transfer instructions.) (12 pts)

- (a) LDRLE r9, [r1, r7, LSR #2]
- (b) STRB r1, [r2], #-8
- (c) STMED sp!, [r3,r1,r10-r12]



8. Complete the eight space regions of the following assembly code which is the disassembled result of the C code shows as below. (*16 pts*)

nt main()		6 0				
	int a, b; int x[10];	func2 0x000000000: func1	e1a0f00e			
	b = 7;	0x00000004: 0x00000008:	e52de004 e0601180	· · . ·	STR	r14.[r13,#-4]
	x[2]=28;	0x0000000c: 0x00000010:	e1a00001 ebfffffe		MOV BL	r0,r1 func2 ; 0x0
	a=func1(x[2]); func2(a+b);	0x00000014: 0x00000018:	e1a00001 e49df004		MOV LDR	r0,r1 pc,[r13],#4
return 0;		main Ox0000001c:	e52de004		STR	r14,[r13,#-4]
rotu		0x00000020: 0x00000024:	e24dd028 e3a0001c	(.M.	SUB MOV	r13.r13.#0x28
t funcl (i	nt a)	0x00000028: 0x0000002c:	e58d0008 ebfffffe		STR BL	funcl ; 0x4
int		0x0000030:	e2800007		ADD	
b=7* func	a; 2 (b);	0x00000034: 0x00000038:	ebfffffe e3a00000		BL MOV	tunc2 : 0x0
	rn (b);	0x0000003c: 0x00000040:	e28dd028 e49df004	(ADD LDR	