

Name:

ID#

Useful parameters and equations:

$$\mu_n C_{ox} = 200 \mu A / V^2, \quad \mu_p C_{ox} = 100 \mu A / V^2, \quad V_{THN} = 0.4, \quad V_{THP} = -0.4, \quad r_o = 1 / \lambda I_D$$


$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_{TH})^2] \quad [\text{Transistor operated at saturation region, } V_{GS} - V_{TH} > 0 \text{ and } V_{DS} > V_{GS} - V_{TH}]$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) = \sqrt{\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{GS} - V_{TH}} \quad [\text{Transconductance}]$$

$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_{TH})]} \quad [\text{Transistor on Resistance}]$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) = \sqrt{\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{GS} - V_{TH}} \quad [\text{Transconductance}]$$

1. In the following CS stage with degeneration circuit, please find the voltage gain. (8%)




Ans:

$$v_{in} = v_1 + g_m v_1 R_S \Rightarrow v_1 = \frac{v_{in}}{1 + g_m R_S}$$

$$v_{out} = -g_m v_1 R_D \quad \frac{v_{out}}{v_{in}} = -\frac{g_m R_D}{1 + g_m R_S} = -\frac{R_D}{\frac{1}{g_m} + R_S}$$

2. In the following source follower circuit, please find the voltage gain. (8%)




Ans:

$$g_m v_1 (r_O \parallel R_L) = v_{out} \quad v_{in} = v_1 + v_{out}$$

$$\frac{v_{out}}{v_{in}} = \frac{g_m (r_O \parallel R_L)}{1 + g_m (r_O \parallel R_L)} = \frac{r_O \parallel R_L}{\frac{1}{g_m} + r_O \parallel R_L}$$

3. In the following CS stage with degeneration circuit, please find the output impedance. (8%)



Ans:


$$i_{r_o} = i_X - g_m v_1 = i_X - g_m (-i_X R_S) = i_X + g_m i_X R_S$$

$$r_o (i_X + g_m i_X R_S) + i_X R_S = v_X$$


$$\frac{v_X}{i_X} = r_o (1 + g_m R_S) + R_S$$

$$= (1 + g_m r_o) R_S + r_o \approx g_m r_o R_S + r_o$$

4. Calculate the voltage gain of the circuits depicted in Figures below. Assume $\lambda = 0$. (8%)



(a)




(b)

Ans:

a) Eg equivalent circuit is:


$$\therefore A_v = - \frac{\frac{1}{g_{m2}}}{\frac{1}{g_{m1}} + R_S}$$



(c) Referring to Eq. (7.109) with $R_D = \frac{1}{g_{m2}}$ and $g_m = g_{m1}$, we have

$$A_v = \boxed{\frac{\frac{1}{g_{m2}}}{\frac{1}{g_{m1}} + R_S}}$$

5. In the following circuit, M_1 serves as an electronic switch. If $V_{in}=0$, determine W/L such that the circuit attenuates the signal by only 10%. Assume $V_{in}=0$, and $R_L=200$. (8%)




Ans:


$$V_{out} = 0.9V_{in} = \frac{R_L}{R_{on} + R_L} V_{in} \Rightarrow R_{on} = 22.2$$

$$\frac{W}{L} = \frac{1}{\mu_n C_{ox} (V_{GS} - V_{TH}) R_{on}} = \frac{1}{200 \mu (1.8 - 0.4)(22.2)} = 160.87$$


6. Determine the region of operation of M_1 in each of the circuits shown below. (8%)




(a)



(b)



(c)



(d)

20. (a) OFF $\because V_{GS} = 0$ ($V_{GS} < V_{TH}$)

(b) OFF $\because V_{GS} = 0$ ($V_{GS} < V_{TH}$)

(c) TRIODE (LINEAR) $\because V_{GS} > V_{TH}$ &
 $V_{DS} \ll 2(V_{GS} - V_{TH})$

(d) SATURATION $\because V_{GS} > V_{TH}$ & $V_{DS} > V_{GS} - V_{TH}$

7. An NMOS device carries 1 mA with $V_{GS} - V_{TH} = 0.6$ V and 1.6 mA with $V_{GS} - V_{TH} = 0.8$ V. If the device operates in the triode region, calculate V_{DS} and W/L . (8%)

Ans:

$$\begin{aligned} 7. \text{ Given: NMOS } & I_D = 1 \text{ mA} & V_{GS} - V_{TH} = 0.6 \text{ V} \\ & I_D = 1.6 \text{ mA} & V_{GS} - V_{TH} = 0.8 \text{ V} \\ & (\text{triode region}) & \mu_n C_{ox} = 200 \frac{\mu\text{A}}{\text{V}^2} \end{aligned}$$

Find V_{DS} & W/L .

$$1 \text{ mA} = \mu_n C_{ox} \frac{W}{L} \left[(0.6) V_{DS} - \frac{V_{DS}^2}{2} \right] \quad \text{--- ①}$$

$$1.6 \text{ mA} = \mu_n C_{ox} \frac{W}{L} \left[(0.8) V_{DS} - \frac{V_{DS}^2}{2} \right] \quad \text{--- ②}$$

$$\text{②} \div \text{①} : 1.6 = \frac{0.8 V_{DS} - \frac{V_{DS}^2}{2}}{0.6 V_{DS} - \frac{V_{DS}^2}{2}} = \frac{1.6 - V_{DS}}{1.2 - V_{DS}}$$

$$\Rightarrow V_{DS} = \frac{1.6(0.2)}{0.6} \approx 0.533 \text{ V}$$

$$\begin{aligned} \Rightarrow \frac{W}{L} &= \frac{I_D}{\mu_n C_{ox} \left[(V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right]} \\ &= \frac{1 \text{ mA}}{200 \frac{\mu\text{A}}{\text{V}^2} \left[(0.6 \text{ V})(0.533 \text{ V}) - \frac{(0.533 \text{ V})^2}{2} \right]} \\ &\approx 28. \end{aligned}$$

8. An NMOS device with $\lambda = 0.1 \text{ V}^{-1}$ must provide a $g_m r_o$ of 20 with $V_{DS} = 1.5 \text{ V}$. Determine the required value of W/L if $I_D = 0.5 \text{ mA}$. (8%)

Ans:


$$\begin{aligned} 3b. \text{ Given NMOS with } & \lambda = 0.1 \text{ V}^{-1} & g_m r_o = 20 \\ & & V_{DS} = 1.5 \text{ V} \\ & \text{determine } W/L \text{ if } & I_D = 0.5 \text{ mA}. \end{aligned}$$

$$r_o = \frac{1}{\lambda I_D} = \frac{1}{(0.1 \text{ V}^{-1})(0.5 \text{ mA})} = 20 \text{ k}\Omega$$

$$\Rightarrow g_m = \frac{20}{20 \text{ k}\Omega} = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D}$$

$$\begin{aligned} \therefore \frac{W}{L} &= \left(\frac{20}{20 \text{ k}\Omega} \right)^2 \frac{1}{2 \mu_n C_{ox} I_D} \\ &= \left(\frac{1}{1 \text{ k}\Omega} \right)^2 \frac{1}{2 \left(200 \frac{\mu\text{A}}{\text{V}^2} \right) (0.5 \text{ mA})} \approx 5. \end{aligned}$$

9. (a) Please find the closed loop gain of a noninverting amplifier shown below. (Assuming infinite gain A_0)
 (b) The noninverting amplifier employs an op amp having a nominal gain of 5000 to achieve a nominal closed-loop gain of 8. Determine the gain error which is the close loop gain found in part (a) multiply by the inverse of the nominal gain of op. (8%)




Ans:

$$(a) \quad V_{in2} = \frac{R_2}{R_1 + R_2} V_{out} \quad V_{in2} \approx V_{in1} \approx \frac{R_2}{R_1 + R_2} V_{out} \quad \frac{V_{out}}{V_{in}} = \frac{R_1 + R_2}{R_2} = 1 + \frac{R_1}{R_2}$$

$$(b) \quad \text{closed-loop gain} = \left(1 + \frac{R_1}{R_2}\right) = 8 \quad \text{gain error} = \left(1 + \frac{R_1}{R_2}\right)(A_0)^{-1} = \frac{8}{5000} = 0.16\%$$


10. (a) Please find the closed loop gain of a integrator shown below. The integrator is used to amplify a sinusoidal input by a factor of 10. If $A_0 = \infty$ and $R_1 C_1 = 25 \text{ ns}$, compute the frequency of the sinusoid. (8%)



$$(a) \quad \frac{V_{out}}{V_{in}} = -\frac{1}{C_1 s} = -\frac{1}{R_1 C_1 s}$$

$$(b) \quad \frac{1}{RC\omega} = 10 \Rightarrow \frac{1}{\omega} = 10 \times 25 \text{ ns} \Rightarrow \omega = 4 \text{ MHz}$$


11. (a) Please find the closed loop gain of a differentiator shown below. (b) The differentiator of Fig. 8.52 is used to amplify a sinusoidal input at a frequency $f = 1$ MHz by a factor of 5. If $A_0 = \infty$, determine the value of $R_1 C_1$. (8%)



$$(a) \quad \frac{V_{out}}{V_{in}} = -\frac{R_1}{\frac{1}{C_1 s}} = -R_1 C_1 s$$

$$(b) \quad A_v = \frac{R_1}{\frac{1}{\omega C_1}} = \omega R_1 C_1 = 5 \Rightarrow R_1 C_1 = \frac{5}{\omega} = \frac{5}{2\pi \times 10^6} = 7.958 \times 10^{-7}$$

12. A noninverting amplifier with a nominal gain of 4 senses a sinusoid having a peak amplitude of 0.5 V. If the op amp provides a slew rate of 1 V/ns, what is the highest input frequency for which no slewing occurs? (8%)




$$V_{in}(t) = 0.5 \sin \omega t \Rightarrow V_{out} = 0.5 \times (1 + R_1 / R_2) \sin \omega t$$

$$\frac{dV_{out}}{dt} = 0.5(1 + R_1 / R_2) \omega \cos \omega t = \text{maximum when } \cos \omega t = 1$$

$$\Rightarrow \left. \frac{dV_{out}}{dt} \right|_{\max} = 0.5 \omega (1 + R_1 / R_2) = 2\omega \quad \text{where nominal gain } (1 + R_1 / R_2) = 4$$

$$\text{Therefore, highest frequency } \Rightarrow 2\omega = 1V / ns \Rightarrow \omega = 0.5 rad / ns \Rightarrow f_{MAX} \approx 79.6 MHz$$

13. We wish to design a drain current of 1 mA. If $W/L = 20/0.18$, compute (a) R_1 and (b) R_2 such that input impedance is at least 20 k Ω . Assume $\mu_n C_{ox} = 200 \mu\text{A}/\text{V}^2$ and $V_{TH} = 0.4 \text{ V}$. (8%)



Ans:


$$\begin{aligned} \textcircled{1} \quad \text{To get } I_{DS} &= 1 \text{ mA} \\ \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2 &= 1 \times 10^{-3} \text{ A} \\ \frac{1}{2} (200 \times 10^{-6}) \left(\frac{20}{0.18}\right) (V_{GS} - V_{TH})^2 &= 10^{-3} \\ (V_{GS} - V_{TH})^2 &= 0.09 \\ V_{GS} - V_{TH} &= 0.3, \\ \text{ie. } V_{GS} &= 0.7. \end{aligned}$$

$$\begin{aligned} \text{Since } V_{GS} &= \frac{R_2}{R_1 + R_2} \times 1.8 \\ 0.7 &= \frac{R_2}{R_1 + R_2} \times 1.8 \\ 0.7 R_1 &= R_2 \\ \therefore \frac{R_1}{R_2} &= \frac{11}{7}. \quad \textcircled{1} \end{aligned}$$

$$\begin{aligned} \text{To get input impedance } &\geq 20 \text{ k}\Omega \\ R_1 \parallel R_2 &\geq 20 \text{ k}\Omega. \quad \textcircled{2} \end{aligned}$$

By inspection, setting $R_1 = 55 \text{ k}\Omega$ and $R_2 = 35 \text{ k}\Omega$ will satisfy both $\textcircled{1}$ and $\textcircled{2}$.

14. The source follower shown below is biased through R_G . Calculate the voltage gain if $W/L = 20/0.18$ and $\lambda = 0.1 \text{ V}^{-1}$. Assume $\mu_n C_{ox} = 200 \mu\text{A}/\text{V}^2$, $V_{TH} = 0.4 \text{ V}$. (8%)



7.49

$$\begin{aligned} V_{GS} &= V_{DS} \\ V_{GS} &= V_{DD} - I_D R_S = V_{DD} - \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{GS}) R_S \\ V_{GS} &= V_{DS} = 0.7036 \text{ V} \\ I_D &= 1.096 \text{ mA} \\ A_v &= \frac{r_o \parallel R_S}{\frac{1}{g_m} + r_o \parallel R_S} \\ g_m &= \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} = 6.981 \text{ mS} \\ r_o &= \frac{1}{\lambda I_D} = 9.121 \text{ k}\Omega \\ A_v &= \boxed{0.8628} \end{aligned}$$

15. For each NMOS section shown below, draw the dual PMOS section, construct the overall CMOS gate, and determine the logical function performed by the gate. (8%)

