

國立中山大學一百學年度第一學期資工系數位系統期末考試

學號：

姓名：

一、選擇與是非題（每題 3 分，12 分）

- ( ) 1. What kind of flip-flop is the most popular component to compose a register? ①SR ②D ③JK ④T  
( ) 2. How many address lines are required in an  $8M \times 16$  RAM? ①12 ②18 ③23 ④24  
( ) 3. Which one is non-volatile memory? ① Registers ②SRAM ③ DRAM ④ Flash memory  
( ) 4. In a ripple counter, all flip-flops use the same clock signal.

## 二、問答題（98分）

- 1.** Derive the following terms for the sequential circuit shown in Fig. 1.

  - (1) Input (Excitation) equations (5%)
  - (2) State equations and output equation (6%)
  - (3) State table (8%)
  - (4) State diagram (5%)

**2.** The state diagram for sequence detector which detects a sequence of three or more consecutive 1's in a string of bits coming through an input line  $x$  is shown in Fig. 2(a).

  - (1) Complete the state table as shown in Table 1 using natural binary encoding for state assignment (i.e.,  $S_0 = 00, S_1 = 01, S_2 = 10, S_3 = 11$ ). (4%)
  - (2) Use D flip-flops and derive the simplified flip-flop input (excitation) equations and output equation using the K-map. (4%)
  - (3) Draw the logic diagram of sequence detector with D flip-flops as shown in Fig. 2(b). (4%)
  - (4) Use JK flip-flops and complete the state table and JK flip-flop input as shown in Table 2. (6%)
  - (5) Use JK flip-flops and derive the simplified flip-flop input (excitation) equations using the K-map. (6%)
  - (6) Draw the logic diagram of sequence detector with JK flip-flops as shown in Fig. 2(c). (4%)


**3.** Design the synchronous sequential circuit using T flip-flops with the state diagram as shown in Fig. 3(a).

  - (1) Complete the state table as shown in Table 3. (8%)
  - (2) Derive the simplified flip-flop input (excitation) equations. (6%)
  - (3) Draw the logic diagram with T flip-flops as shown in Fig. 3(b). (5%)

**4.** Please answer the following problems.

  - (1) Briefly explain the operations of the 4-bit universal shift register shown in Fig. 4. (6%)
  - (2) Briefly explain the read and write operations of the  $4 \times 4$  RAM and the memory cell as shown in Fig. 5(a) and 5(b), respectively. (8%)

**5.** Using an  $8 \times 2$  ROM shown in Fig. 6 and a  $3 \times 4 \times 2$  PLA shown in Fig. 7, implement the truth table shown in Table 4. (13%)



**Fig. 2(a)**

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

Table 2								
Present State		Input	Next State		Flip-Flop Inputs			
A	B	x	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						

# 國立中山大學一百學年度第一學期資工系數位系統期末考試

學號：

姓名：

Flip-flop	D	JK	T
characteristic equation	$Q(t+1) = D$	$Q(t+1) = JQ' + K'Q$	$Q(t+1) = T \oplus Q$
characteristic table	$\begin{array}{ c c }\hline D & Q(t+1) \\ \hline 0 & 0 \\ 1 & 1 \\ \hline \end{array}$	$\begin{array}{ c c }\hline J & K & Q(t+1) \\ \hline 0 & 0 & Q(t) \\ 0 & 1 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & Q'(t) \\ \hline \end{array}$	$\begin{array}{ c c }\hline T & Q(t+1) \\ \hline 0 & Q(t) \\ 1 & Q'(t) \\ \hline \end{array}$
excitation table	$\begin{array}{ c c c c }\hline Q(t) & Q(t=1) & J & K \\ \hline 0 & 0 & 0 & X \\ 0 & 1 & 1 & X \\ 1 & 0 & X & 1 \\ 1 & 1 & X & 0 \\ \hline \end{array}$	$\begin{array}{ c c c c }\hline Q(t) & Q(t=1) & T \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \hline \end{array}$	




Fig. 1




Fig. 2(b)




Fig. 3(a)




Fig. 5(b)




Fig. 4




Fig. 5(a)

Fig. 7




Fig. 2(c)

Table 4				
A	B	C	$F_1$	$F_2$
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	1	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	1
1	1	1	0	1

Fig. 6





Fig. 3(b)

Present State		Next State		Flip-Flop Inputs				
$A_2$	$A_1$	$A_0$	$A_2$	$A_1$	$A_0$	$T_{A2}$	$T_{A1}$	$T_{A0}$

Table 3