



國立中央大學

Department of Electrical Engineering, National Central University
Electronic Design Automation Laboratory (EDA LAB)



Analog Behavioral Modeling in SOC Designs

Prof. Chien-Nan Liu
Dept. of Electrical Engineering
National Central University

Tel: (03)4227151 ext:34457
E-mail: jimmy@ee.ncu.edu.tw
<http://www.ee.ncu.edu.tw/~jimmy>

Jan. 7, 2011 @ CS, NSYSU

Who am I ???

- Education:
 - 1996/9-2001/5: MS & PHD of National Chiao Tung Univ, Taiwan (advisor: Prof. Jing-Yang Jou)
 - 1992/9-1996/6: BS of Dept. of EE, NCTU, Taiwan
- Join Dept. of EE, Nat'l Central Univ. after graduated (from 2001/8)
- Group members: 6 Ph.D, 9 master
- Research interests: **VLSI/CAD** on
 - Behavioral modeling of mixed-signal ckts
 - High-level power/current modeling
 - Verification of system-level integration



國立中央大學

EDA-LAB

Prof. Chien-Nan Liu

P.2

What is CAD ?


- ◆ CAD = Computer-Aided Design
 - Exist **everywhere** in the whole design flow
- ◆ EDA = Electronic Design Automation
 - CAD for electronic industry
- ◆ Typically, more than 50% design time is elapsed on running CAD tools
- ◆ CAD research falls between design (hardware) and programming (software)
 - Require knowledge from both parts
- ◆ Methodology (**thinking**) + program (**implementation**)

Outline

- ◆ **AMS circuits in SOC**
- ◆ Behavioral modeling for analog circuits
- ◆ Applications of analog models
 - Noise interactions in AMS systems
 - Supply noise aware behavioral modeling
 - *SCORE* macromodel
 - Yield Enhancement
 - Analysis of process variation effects
 - Process variation aware behavioral modeling

What is SOC?


- ◆ System-on-Chip
- ◆ An IC that integrates the major functional elements of a complete end-product into a single chip



AMS Blocks in SOC


- ◆ Analog/Mixed-Signal (AMS) definitions
 - Analog: designs contain **continuous signal** (ex. continuous time filter, OP amp., mixer...)
 - Mixed-signal: designs contain **both** analog and digital signals (ex. A/D, D/A, PLL...)
 - Mainly focused on analog functionality
- ◆ SOC designs often include the analog interface to the outside world
- ◆ Synthesis still does not exist for AMS blocks
 - AMS languages only model the **behavior** of AMS blocks
 - Today, AMS IPs are in **hard (layout) form**

Major Respin Causes



Collett Intl. 2000 Survey


Noise Coupling in AMS Designs



Source: Workshop on Substrate Noise-Coupling in Mixed-Signal ICs, Imec, Belgium, Sep. 2001



- Can check whole system behavior in advance



Outline

- ◆ AMS circuits in SOC
- ◆ Behavioral modeling for analog circuits
- ◆ Applications of analog models
 - Noise interactions in AMS systems
 - Supply noise aware behavioral modeling
 - *SCORE* macromodel
 - Yield Enhancement
 - Analysis of process variation effects
 - Process variation aware behavioral modeling

Analog Behavioral Modeling

- ◆ A mathematical model written in **Hardware Description Language (HDL)**
 - Verilog-AMS
 - VHDL-AMS
 - Matlab
 - C/C++
 -
- ◆ Emulate circuit block functionality by sensing and responding to circuit conditions
 - Simulate at **behavioral level**
- ◆ **Faster** simulation time
 - Allow **whole chip simulation**

An Example of Verilog-AMS Code

◆ Keys to a good behavioral model


- Concise mathematical equations of the behavior
 - For faster simulation time
- Appropriate value for each parameter
 - For accurate simulation results

```
Text Editor V3.6.2 FCS [cae30] - verilogA.va
File View Edit Find
// VerilogA for aic, cs, veriloga
#include "constants.h"
#include "discipline.h"

module cs(in, out);
input in;
output out;
electrical in, out;

parameter real gain=-7.5;
parameter real vdd=3.3;
parameter real id=0.23m;
parameter real rd=7.5e3;

analog begin
    V(out) <+ (gain * V(in))+vdd-(id*rd);
end
endmodule
```



13



Top-down Modeling Approach

◆ **Top-down approach** can verify whole AMS system **roughly** before implemented

- Suitable for **newly-created designs**

◆ **Issues:**

- **Lack of layout information** (loading, parasitic, ...)
- **Inaccurate on non-ideal circuit properties**




Simulink / Matlab

Bottom-up Modeling Approaches

- ◆ While integrating **existing** blocks, **bottom-up behavior extraction** is required
 - An interesting research direction
- ◆ Bottom-up approach can be much accurate
 - Actual non-ideal effects can be considered, such as the delay time of PLL, the effects of parasitic devices (R, L, C, ...)
- ◆ Bottom-up approach can still effective when those design parameters are hard to obtain
 - Only have **flattened transistor-level design**
 - Suitable for **IP-based designs** (SOC design)

Bottom-Up Behavior Extraction



Accurate Behavior Extraction

◆ Bottom-up extraction from simulation results

- More accurate
- Still useful for flattened designs

◆ Do not separate into sub-blocks

- Correctly deal with timing information, loading, parasitics and interactions


◆ Do not measure from normal operations

- Develop a **special characterization mode**
- Easily send special patterns to trigger the circuit
- Long extracting time can be avoided

Characterization Mode

◆ Example: Charge Pump Phase-Locked Loop (CPPLL)

(Extraction patterns)




C.C. Kuo, Y.C. Wang, and C.N. Liu, "An Efficient Approach to Build Accurate PLL Behavioral Models of PLL Designs", *IEICE Trans. on Fundamentals (SCI)*, vol. E89-A, no. 2, pp. 391-398, Feb. 2006.

C.C. Kuo, Y.C. Wang, and C.N. Liu, "An Efficient Bottom-Up Extraction Approach to Build Accurate PLL Behavioral Models for SOC Designs", *ACM/IEEE GLSVLSI*, pp. 286-290, Apr. 2005.

Extract Circuit Properties

Observe output responses




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.19

Ideal Behavioral Model

- Use the embedded behavioral blocks from **Cadence's AHDL library**




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.20

Extracted Behavioral Model

V_{ctrl} waveform




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.21

Peak-to-peak Jitter




HSPICE : 13.2 ps

$T_{sim.}$: 22074 sec

Beh model: 13.7ps


$T_{sim.}$: 122 sec (180x)






國立中央大學
EDA-LAB

Analog Models in System Design

Transmission link system



AMS System Simulation



Digital
data
output

Outline

- ◆ AMS circuits in SOC
- ◆ Behavioral modeling for analog circuits
- ◆ Applications of analog models
 - Noise interactions in AMS systems
 - Supply noise aware behavioral modeling
 - *SCORE* macromodel
 - Yield Enhancement
 - Analysis of process variation effects
 - Process variation aware behavioral modeling


Analog Performance Variations

- ◆ PVT (Process, Voltage, and Temperature) variations have large performance impact
 - **Process variation**
 - **Supply noise**
 - Substrate noise
 - Temperature issue

} — especially from digital circuits
- ◆ Performance variation analysis of **analog circuits** often needs **expensive transistor-level simulation**
- ◆ **Efficient analyzer** is necessary for system design
 - **Variation-aware behavioral modeling approach**

Noise/Variation-Aware Beh. Models

- ◆ Process variation and outside noise have large impacts on analog circuits
 - Often appear as random variables
- ◆ Typical approach: model the performance (timing, jitter, ...) as a function of those random variables
 - Use curve fitting to obtain the parameters of those functions
 - # variables $\uparrow$, complexity $\uparrow$
- ◆ Alternative approach:
 - Use behavioral models
 - Find suitable internal parameters instead of trying to fit the final performance directly



國立中央大學
EDA-LAB


Prof. Chien-Nan Liu

P.27

Typical Noise Analysis

Known waveform

Random noise



Issues:

- ➡ Need complicated equations
- ➡ Not actual supply noise
 - Rough prediction
 - Quite different in real cases

Supply noise

Regression
or
circuit analysis

Circuit performance



國立中央大學
EDA-LAB

Prof. Chien-Nan Liu


P.28

Handle Irregular Supply Noise

- ◆ Behavioral-level simulation
 - Save much simulation time
- ◆ Dynamic adjustment
 - Real-time calculation using current noise status
- ◆ Suitable for real systems
 - Handle unpredictable noise

C.C. Kuo and C.N. Liu, "Accurate Behavioral Modeling Approach for PLL Designs with Supply Noise Effects", IEEE BMAS, pp. 48-53, Sept. 2005.

C.C. Kuo and C.N. Liu, "On Efficient Behavioral Modeling to Accurately Predict Supply Noise Effects of PLL Designs in Real Systems", IFIP VLSI/SOC, pp. 116-121, Oct. 2006.




Prof. Chien-Nan Liu


P.29

Comparison Results

handle irregular noise



similar settling response




		Circuit-level	Ours	Noise free model
From V _{ctrl} waveform	V _{max} (V)	1.095	1.102	1.083
	V _{lock} (V)	1.0352	1.0348	1.034
	ΔV _{ctrl} (mV)	6.6	6.8	6.1
	pk-pk PJ @ 800MHz (UI)	0.0176	0.016	0.0082
	T _{simulation} (sec)	40413	1507	824



Prof. Chien-Nan Liu

P.30

Noise Issues in AMS Integration



◆ **Using a noise-aware behavioral model** may not accurately analyze supply noise effects

- V_{DD} waveform is independent on PLL behaviors
- Only consider the external supply noise
- When the noise affects PLL behaviors, the behavior changes also influence the noise waveform




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.31

SCORE Macromodel for Noise Interaction

- ◆ **SCORE: State-controlled resistors**
- ◆ **Help PLL models handle supply noise interaction issues**
 - Provide accurate V_{DD} waveforms with PLL interactions
 - Can be combined with other noise-aware approaches



$\Delta\Phi$: current phase difference

C.C. Kuo and C.N. Liu, "Fast and Accurate Analysis of Supply Noise Effects in PLL with Noise Interactions", *IEEE Trans. on Circuits and Systems I*, vol. 57, no. 1, pp. 44-52, Jan. 2010.




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.32


Ideas of SCORE Macromodel

- ◆ **Treat whole PLL design as a black-box**
- ◆ **Approximate the PLL behaviors** under a parasitic power line
- ◆ **Not record entire PLL I_{DD} waveform** to reduce cost
 - Extract the **peak voltages** induced by the PLL $I_{DD,peak}$
- ◆ Model the PLL as **state-controlled switches** and **resistors**
 - PLL behaviors **in system view: 3-state machine**





Recursive Simulation Platform for PLL

- ◆ The real-time supply noise $V(t)$ affects the PLL behaviors
- ◆ The PLL behaviors also affect the supply noise $V(t)$
 - **Supply noise is not only an independent input**
 - $V(t)$ also varies with real-time circuit behavior
(just like using a transistor-level simulator)



With/without PLL Interaction



Ideal $V_{DD} = 1.8V$		With supply noise interaction	No interaction (only external noise)
		Full transistor-level sim. (HSPICE)	
PLL responses	V_{lock} (V)	0.9945	0.9942
	T_{lock} (us)	3.505	3.386
	pk-pk jitter (ps)	34.3	25.6




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu


P.35

Using High-level PLL Model



Comparison

- Supply noise waveform
- PLL responses under such noise



(Proposed platform)



國立中央大學
EDA-LAB


Prof. Chien-Nan Liu

P.36

Without SCORE Macromodel

◆ Replace the PLL nelist by


- Only using a noise-aware PLL behavioral model



Recursive Approach

◆ Replace the PLL nelist by

- PLL behavioral model + SCORE macromodel



Comparison Results


Ideal $V_{DD} = 1.8V$		With supply noise interaction			No interaction	
		HSPICE	With SCORE	Error (%)	No SCORE	Error (%)
Supply noise waveform	PPV (V)	1.8113	1.8095	0.1	1.8035	0.4
	NPV (V)	1.7763	1.7737	0.2	1.7881	0.7
	RMS value (mV)	6.75	6.38	5.4	5.04	25.4
	Correlation coefficient	1	0.92	-	0.72	-
PLL responses	V_{lock} (V)	0.9945	0.9943	0.02	0.9940	0.05
	T_{lock} (us)	3.505	3.482	0.7	3.561	1.6
	pk-pk jitter (ps)	34.3	35.2	2.6	27.5	19.8
$T_{extract}$ for SCORE (sec)		-	247	-	-	-
T_{sim} (sec)		37721	1218	-	1153	-

Outline

- ◆ AMS circuits in SOC
- ◆ Behavioral modeling for analog circuits
- ◆ Applications of analog models
 - Noise interactions in AMS systems
 - Supply noise aware behavioral modeling
 - SCORE macromodel
 - Yield Enhancement
 - Analysis of process variation effects
 - Process variation aware behavioral modeling




Process Variation

$f_{req.}$ variation: $\pm 13\%$




Corner Simulation

- ◆ Typical verification approach: simulating the **process corners**
 - Provided in technology file
 - Require only a few simulations
- ◆ Often results in over-design
 - Things may not go so worse
- ◆ The process corner may not be the real distribution corner
 - Wrong estimation
- ◆ There are more and more corners in advanced process
 - Combinations of every PVT corners (process, voltage, temperature) are huge
 - How to simulate hundreds of corners?



Monte Carlo (MC) Analysis


- ◆ MC analysis is a comprehensive method to check the process variation effects
- ◆ Simulate a circuit with **random samples of devices variations** (ex: W , L , V_t , and T_{ox} variation)
 - **Huge amount of simulations**
- ◆ **Transistor-level simulation** is often required
 - **Extremely time-consuming**



P.43

Hierarchical Statistical Analysis

- ◆ **Hierarchical statistical analysis** is popular to solve the speed issue of traditional MC analysis
- ◆ Response surface methodology (RSM) technique is often used for regression
 - ◆ **Heavy simulation cost** to build accurate regression equations



Behavioral Monte Carlo Simulation

◆ Behavioral Monte Carlo Simulation (BMCS)

- Analyze PLL designs under process variation
- Efficient bottom-up behavioral modeling

◆ The **behavioral model accuracy** is the most critical issue in BMCS-based approaches

- Ideal top-down model is not accurate enough
- Use bottom-up method to extract actual circuit properties to improve the accuracy

◆ **Sensitivity analysis (SA)** and **quasi-SA models** are adopted instead of RSM

- Consider circuit properties
- Use quasi-SA models for **analog blocks** without extra simulation cost

C.C. Kuo, M.J. Lee, **C.N. Liu**, and C.J. Huang, "Fast Statistical Analysis of Process Variation Effects Using Accurate PLL Behavioral Models", *IEEE Trans. on Circuits and Systems I*, vol. 56, no. 6, pp. 1160-1172, June 2009.

Ex: Current Variation in CP

◆ Drain current of MOS in saturation region:

$$I_D = \frac{\mu_n}{2} \frac{\varepsilon}{T_{ox}} \frac{W}{L} (V_{GS} - V_t)^2$$

$\leftarrow S_E$ may not suitable
 Sensitive analysis (S_E)


◆ Current variation ratio under V_t variation:

$$\begin{aligned}
 \text{ratio}(\Delta V_t) &= \frac{I'_D(\Delta V_t)}{I_D} \cong \frac{[V_{GS} - (V_t + \Delta V_t)]^2}{(V_{GS} - V_t)^2} = \left(\frac{(V_{GS} - V_t) - \Delta V_t}{V_{GS} - V_t} \right)^2 \\
 &= \left(1 - \frac{\Delta V_t}{V_{GS} - V_t} \right)^2 = \left(1 - \frac{\Delta V_t}{k} \right)^2
 \end{aligned}$$


Only need to find k

Quasi-SA vs. Traditional SA

- ◆ Same extraction time as in traditional SA
- ◆ More accurate: similar to HSPICE results






Comparison of Different MC Approaches



Scatter Plots – V_{lock} (100 runs)

◆ **Corr. Coe. : correlation coefficient**



國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.49

100 Runs MC Simulation Results

		1 st RSM + BMCS	Trad. S_E + BMCS	Modified S_E + BMCS	HSPICE
V_{lock} (V)	Mean	0.993 (-0.1%)	0.993 (-0.1 %)	0.995 (0.1 %)	0.994
	St. Dev.	0.036 (6.4%)	0.045 (32.1 %)	0.035 (1.9 %)	0.034
T_{lock} (μ s)	Mean	3.449 (2.2%)	3.441 (2.0 %)	3.438 (1.9 %)	3.374
	St. Dev.	0.573 (-0.6%)	0.541 (-6.2 %)	0.572 (-0.8 %)	0.576
p2p Jitter (ps)	Mean	12.2 (-7.0%)	12.4 (-5.8 %)	12.4 (-5.9 %)	13.2
	St. Dev.	1.36 (-3.1%)	2.29 (38.6 %)	1.41 (0.4 %)	1.4
	Worst	16.6 (-2.5 %)	16.4 (-3.6 %)	16.7 (-1.5 %)	17.0
Extraction time (hrs)		34.27	8.57	8.57	N/A
Simulation time (hrs)		2.43	2.51	2.64	598.54

St. Dev. : Standard Deviation



國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.50


Design Centering

- ◆ In early design stages, process variation impacts must be considered to reduce the yield loss
- ◆ **Design centering** approach is often used to improve the design-based yield
- ◆ Need to extract the boundary of the feasible design region before computing the “center” → **a heavy overhead**

boundary extraction


yield analysis

design centering



Acceptable Design Region

- ◆ For analog circuits, it is not easy to figure out the acceptable design region at device level
 - Ex: a simple RC low-pass filter




- ◆ Numerous design constraints become another big trouble
 - Ex: optimize a PLL using geometric programming approach
 - **40,000** optimization variables
 - **150,000** design constraints

Ref: Helmut E. Graeb, “Analog design centering and sizing”, Springer, 2007.
D. Collieran et al. “Optimization of Phase-Locked Loop Circuits via Geometric Programming,” CICC, 2003.


Why not Forgetting the Boundary ?

- ◆ Performance distribution in the yield analysis has partial information of the feasible region
- ◆ **Reusing yield analysis results** has no extra simulation cost
 - Yield analysis is essential in the design flow
 - The heavy overhead for boundary extraction can be avoided




Force-Directed Nominal Point Moving

- ◆ Force-directed **nominal point moving (NPM)** algorithm
 - Close to the Pass group (attraction)
 - Far from the Fail group (repulsion)
 - The force equilibrium point is the new nominal point
- ◆ Iteratively calculate the forces until the nominal point is stable
 - May not find the best location in one calculation
 - Push the nominal point to better location gradually



Proposed Yield Enhancement Flow

- Three major steps in the iterative yield enhancement flow
 - Use **force-directed model** to avoid boundary extraction cost
- Behavior-level yield enhancement approach is much faster
 - A fast approximation !!**
 - Allow more iterations to approach the best solution




國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.55

Behavior-Level Yield Enhancement

- Perform all steps at performance level and behavior level
 - Reduce the iteration time** of the sizing-evaluation loop
- Perform device-level sizing/evaluation after yield enhancement
 - Become a one-time cost → **shorten yield enhancement process**




國立中央大學
EDA-LAB

C.C. Kuo, Y.L. Chen, I.C. Tsai, L.Y. Chan, and C.N. Liu,
"Behavior-Level Yield Enhancement Approach for
Large-Scaled Analog Circuits", *IEEE/ACM Design
Automation Conference (DAC)*, June 2010.

P.56

Behavior-Level Sizing


- ◆ Map the NPM results into behavioral parameters
- ◆ Hierarchical approach is often used for complicated analog circuits, such as PLLs
- ◆ Add an extra PCA level to reduce the regression efforts
 - PCA = Principal Component Analysis



Principal Component Analysis

- ◆ Find a few linear combinations of behavioral parameters (B_j) to represent the numerous samples

$$PC_i = \sum_{j=1}^n p_{ij} B_j$$
 - PCs are orthogonal to each other
- ◆ Dimension reduction
 - Often results in fewer variables
- ◆ Include the correlation between parameters
 - Avoid infeasible solutions
- ◆ Example:
 - Variables: x_1, x_2, x_3
 - Principal component: $pc_1(x_1, x_2, x_3), pc_2(x_1, x_2, x_3)$



$$pc_1 = a_{11}x_1 + a_{12}x_2 + a_{13}x_3 + \dots$$


$$pc_2 = a_{21}x_1 + a_{22}x_2 + a_{23}x_3 + \dots$$

⋮

FBMCS

- ◆ Is the yield of the new nominal design satisfied?
- ◆ How to perform next NPM without new distribution?
- ➡ **Fast Behavioral-level Monte Carlo Simulation (FBMCS)**
- ◆ It's an equation-based MC simulation
 - Generate random samples at behavior level
 - Translate to performance distribution through RSM equations
- ◆ Provide rough yield analysis to **guide next NPM**
 - Shorten the iteration time
 - Accurate analysis can be done after the iterations

PCs to performance: $S_i = e_{io} + \sum_{j=0}^{m-1} d_{ij} PC_j$



國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.59

Case Study: CPPLL

- ◆ This Charge-Pump PLL is consisted of 5 blocks
 - Phase-frequency detector (PFD), voltage-controlled oscillator (VCO), charge-pump (CP), low-pass filter (LPF), and frequency divider (FD)
 - Contain 163 transistors
- ◆ TSMC RF 0.18μm process
 - Process variation : $\Delta W, \Delta L, \Delta V_t, \Delta T_{ox}$
- ◆ Simulation environment MC simulation:
 - 1000-run Behavioral MC simulation [17]
 - Analog Artist (Cadence) + Spectre
- ◆ Yield enhancement calculation :
 - Stop iterations when the yield value is stable within 1%
- ◆ Device sizing:
 - WiCkeD (MunEDA)

Performance	Specification
Lock voltage	1 V $\pm$ 0.2V
Lock time	< 5us
P-P jitter	< 34ps
Power	< 0.9mW

[17] C.C. Kuo, M.J. Lee, C.N. Liu, and C.J. Huang, "Fast Statistical Analysis of Process Variation Effects Using Accurate PLL Behavioral Models", IEEE Trans. on Circuits and Systems I, Jun. 2009.



國立中央大學
EDA-LAB

Prof. Chien-Nan Liu

P.60

Nominal Point Moving Results


Start from an existing design

- Nominal point meets all spec.
- Initial yield is only 50.7%

Yield: 50.7% → 93.0%

- Only need 3 iterations

Total run time: 4.43 seconds



Blocks	Parameters	Spec.	Initial Design	After Enhance
CPPLL (nominal)	V _{lock} (V)	1 ± 0.2	0.99	1.08
	T _{lock} (μs)	< 5	1.17	1.50
	pk-pk jitter (ps)	< 34	32.72	28.77
	power (mW)	<0.9	0.88	0.85
CP	Current ratio I _{ratio}	—	1.00	1.00
	Switch time T _{sw} (ns)		4.64	5.01
VCO	K _{VCO} (GHz/V)		1.14	1.00
	f _{min} (MHz)		317.3	275.5
	f _{max} (MHz)		1036.1	904.1
Yield (%)			50.7	93.0

P.61

Device-Level Sizing Results

Use commercial sizing tool to obtain the corresponding device sizes of the final nominal point

Block-level sizing improves the sizing speed

- Use the obtained behavioral parameters as the sizing target of each sub-block
- Device sizing is performed block-by-block → **faster**
- Use the spec. directly for sizing the whole circuit is too slow


A new circuit with the expected yield is really **achievable** !!

Blocks	Parameters	Spec.	Behavioral results	Whole PLL sizing	Block-level sizing
CPPLL (nominal)	V_{lock} (V)	1 ± 0.2	1.08	1.11	1.09
	T_{lock} (μs)	< 5	1.50	1.39	1.33
	jitter (ps)	< 34	28.77	25.59	26.9
	power (mW)	< 0.9	0.85	0.86	0.86
Yield (%)			93.0	91.5	92.3
Area (μm^2)			--	416.45	417.30
Optimization Time (min.)			0.07	300	6

P.62

Run Time Comparison

- ◆ Previous work about CPPLL circuits [3]
 - Use performance space exploration (PSE) method to extract the part of acceptable design region → **4-5 hours**
 - Behavior-level sizing → **1-2 hours**
- ◆ Only need **4.43 seconds** by using the proposed approach
 - Including NPM, behavior-level sizing, and FBMCS
- ◆ The final result has been confirmed with device-level sizing and evaluation



[3] J. Zou, D. Mueller, H. Graeb, and U. Schlichtmann, "A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time", DAC'06



Prof. Chien-Nan Liu

P.63

Conclusions

- ◆ **Analog behavioral modeling** is indeed useful for AMS system verification
 - **Top-down** behavioral modeling is **for new designs**
 - **Bottom-up** behavioral modeling is suitable **for IP-based SOC designs**
- ◆ Accurate behavioral models also have many useful applications
 - Analyze **supply noise effects**
 - Analyze **design yield** and make **improvement**
- ◆ CAD could also be useful to analog designers
 - **Waiting for more investment !!!**



Prof. Chien-Nan Liu

P.64